

65,536 x 1-BIT DYNAMIC RAM MK4164(N/E)-12/15

FEATURES

- Recognized industry standard 16-pin configuration from Mostek
- Single +5V (± 10%) supply operation
- On chip substrate bias generator for optimum performance
- Low power: 330mW active, max
22mW standby, max
- 120ns access time, 265ns cycle time (MK4164-12)
150ns access time, 325ns cycle time (MK4164-15)
- Indefinite $\overline{D_{OUT}}$ hold using \overline{CAS} control

- Common I/O capability using "early write"
- Read, Write, Read-Write, Read-Modify-Write and Page-Mode capability
- All inputs TTL compatible, low capacitance, and are protected against static charge
- Scaled POLY 5 technology
- Pin compatible with the MK4516 (16K RAM)
- 128 refresh cycles (2msec)
Pin 9 is not needed for refresh
- Offers two variations of hidden refresh

DESCRIPTION

The MK4164 is the new generation dynamic RAM, organized 65,536 words by 1 bit, it is the successor to the industry standard MK4116. The MK4164 utilizes Mostek's Scaled Poly 5 process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Performance previously unachieved will be the standard for this new generation device. The use of dynamic circuitry throughout, including the 512 sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or internal and external operating margins. Refresh characteristics have been chosen to maximize yield (low cost to user) while maintaining compatibility between dynamic RAM generations.


Multiplexed address inputs (a feature dating back to the industry standard, MK4096, 1973) permits the MK4164 to be packaged in a standard 16-pin DIP with only 15 pins required for basic functionality. Mostek is utilizing this spare pin for a new refresh feature. The MK4164 is designed to be compatible with the JEDEC standards for the 64K x 1 dynamic RAM. The compatibility with the MK4516 (16K) will also permit a common board design to service both the MK4516 and MK4164 designs.

The output of the MK4164 can be held valid indefinitely by holding \overline{CAS} active low. This is quite useful since a refresh cycle can be performed while holding data valid from a previous cycle.

The 64K RAM from Mostek is the culmination of several years of circuit and process development, proven in predecessor products.

DYNAMIC RAMS

PIN OUT



PIN FUNCTIONS

A_0 A_7	Address Inputs	\overline{RAS}	Row Address Strobe
\overline{CAS}	Column Address Strobe	\overline{WRITE}	Read Write Input
D_{IN}	Data In	\overline{RFSH}	Refresh
D_{OUT}	Data Out	V_{CC}	Power (+5V)
		V_{SS}	GND

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} supply relative to V_{SS}	-1.0V to +7.0V
Operating Temperature, T_A (Ambient)	0°C to +70°C
Storage Temperature (Ceramic)	-65°C to +150°C
Storage Temperature (Plastic)	-55°C to +125°C
Power Dissipation	1 Watt
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C)

SYM	PARAMETER	MIN	TYP	MAX	UNITS	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	1
V_{IH}	Input High (Logic 1) Voltage, All Inputs	2.4	—	$V_{CC}+1$	V	1
V_{IL}	Input Low (Logic 0) Voltage, All Inputs	-2.0	—	.8	V	1

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C) (V_{CC} = 5.0V ± 10%)

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
I_{CC1}	OPERATING CURRENT $t_{RC} = 265ns$		60	mA	2
I_{CC2}	STANDBY CURRENT Power supply standby current ($\overline{RAS} = V_{IH}$, $D_{OUT} =$ High Impedance)		4	mA	2
$I_{1(L)}$	INPUT LEAKAGE Input leakage current, any input (0V ≤ V_{IN} ≤ +5.5V, all other pins not under test = 0 volts)	-10	10	μA	
$I_{O(L)}$	OUTPUT LEAKAGE Output leakage current (D_{OUT} is disabled, 0V ≤ V_{OUT} ≤ +5.5V)	-10	10	μA	
V_{OH} V_{OL}	OUTPUT LEVELS Output High (Logic 1) voltage ($I_{OUT} = -5mA$) Output Low (Logic 0) voltage ($I_{OUT} = 4.2mA$)	2.4	0.4	V V	

NOTES:

- All voltages referenced to V_{SS} .
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.
- An initial pause of 100μs is required after power-up followed by an 8 \overline{RAS} or \overline{RFSH} cycles before proper device operation is achieved. If refresh counter is to be effective a minimum of 64 active \overline{RFSH} initialization cycles is required. The internal refresh counter must be activated a minimum of 128 times every 2ms if the \overline{RFSH} refresh function is used.
- AC characteristics assume $t_r = 5ns$.
- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Load = 2 TTL loads and 50 pF.
- Assumes that $t_{RCD} \leq t_{RCD}(max)$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD}(max)$.
- $\overline{RFSH} = V_{IH}$ or V_{IL} , but is allowed to make an active to inactive transition during the \overline{RAS} active time of \overline{RAS} - only refresh cycle. $\overline{WRITE} =$ don't care. Data out depends on the state of \overline{CAS} . If $\overline{CAS} = V_{IH}$, data output is high impedance. If $\overline{CAS} = V_{IL}$, the data output will contain data from the last valid read cycle.
- $\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IH}$ or V_{IL} , but is allowed to make an active to inactive transition during the Pin 1 refresh cycle. $\overline{ADDRESSES}$ and $\overline{WRITE} =$ don't care. Data out depends on the state of \overline{CAS} . If $\overline{CAS} = V_{IH}$, data output is high impedance. If $\overline{CAS} = V_{IL}$, the data output will contain data from the last valid read cycle.

NOTES Continued:

12. t_{OFF} max defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
13. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
14. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
15. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in delayed write or read-modify-write cycles.
16. t_{WCS} , t_{CWD} , and t_{RWD} are restrictive operating parameters in $\overline{READ}/\overline{WRITE}$ and $\overline{READ}/\overline{MODIFY}/\overline{WRITE}$ cycles only. If $t_{WCS} \geq t_{WCS}$ (min) the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (min) and $t_{RWD} \geq t_{RWD}$ (min) the cycle is a $\overline{READ}/\overline{WRITE}$ and the data output will contain data read from the selected cell. If neither of the above conditions are met the condition of the data out (at access time and until \overline{CAS} goes back to V_{IH}) is indeterminate.
17. If the $RFSH$ function is not used, pin 1 may be left open (no connect).
18. The transition time specification applies for all inputs signals. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(3,4,5,10,11,17,18) ($0^{\circ}C \leq T_A \leq 70^{\circ}C$), $V_{CC} = 5.0V \pm 10\%$

SYM	PARAMETER			MK4164-12		MK4164-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
t_{RC}	Random read or write cycle time			265		325		ns	6,7
t_{RMW}	Read modify write cycle time			310		380		ns	6,7
t_{PC}	Page mode cycle time			140		165		ns	6,7
t_{RAC}	Access time from \overline{RAS}				120		150	ns	7,8
t_{CAC}	Access time from \overline{CAS}				60		75	ns	7,9
t_{OFF}	Output buffer turn-off delay			0	35	0	40	ns	12
t_T	Transition time (rise and fall)			3	50	3	50	ns	5,18
t_{RP}	\overline{RAS} precharge time			135		165		ns	
t_{RAS}	\overline{RAS} pulse width			120	10,000	150	10,000	ns	
t_{RSH}	\overline{RAS} hold time			60		75		ns	
t_{CSH}	\overline{CAS} hold time			120		150		ns	
t_{CAS}	\overline{CAS} pulse width			60	∞	75	∞	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} delay time			20	60	20	75	ns	13
t_{RRH}	Read command hold time referenced to \overline{RAS}			25		30		ns	14
t_{ASR}	Row address set-up time			0		0		ns	
t_{RAH}	Row address hold time			15		20		ns	
t_{ASC}	Column address set-up time			0		0		ns	
t_{CAH}	Column address hold time			20		45		ns	
t_{AR}	Column address hold time referenced to \overline{RAS}			80		120		ns	
t_{RCS}	Read command set-up time			0		0		ns	
t_{RCH}	Read command hold time referenced to \overline{CAS}			0		0		ns	14
t_{WCH}	Write command hold time			40		50		ns	


DYNAMIC RAMS

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)


 (3,4,5,10,11,17,18) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$), $V_{CC} = 5.0\text{V} \pm 10\%$

SYM	PARAMETER			MK4164-12		MK4164-15		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
t _{WCR}	Write command hold time referenced to $\overline{\text{RAS}}$			100		125		ns	
t _{WP}	Write command pulse width			35		45		ns	
t _{RWL}	Write command to $\overline{\text{RAS}}$ lead time			40		50		ns	
t _{CWL}	Write command to $\overline{\text{CAS}}$ lead time			40		50		ns	
t _{DS}	Data-in set-up time			0		0		ns	15
t _{DH}	Data-in hold time			40		45		ns	15
t _{DHR}	Data-in hold time referenced to $\overline{\text{RAS}}$			100		125		ns	
t _{CP}	$\overline{\text{CAS}}$ precharge time (for page-mode cycle only)			70		80		ns	
t _{REF}	Refresh Period				2		2	ms	
t _{WCS}	WRITE command set-up time			0		0		ns	16
t _{CWD}	$\overline{\text{CAS}}$ to WRITE delay			60		75		ns	16
t _{RWD}	$\overline{\text{RAS}}$ to WRITE delay			120		150		ns	16
t _{FSR}	$\overline{\text{RFSH}}$ set-up time referenced to $\overline{\text{RAS}}$			135		165		ns	
t _{RFD}	$\overline{\text{RAS}}$ to $\overline{\text{RFSH}}$ delay			135		165		ns	
t _{FC}	$\overline{\text{RFSH}}$ cycle time			265		325		ns	
t _{FP}	$\overline{\text{RFSH}}$ active time			120		150		ns	
t _{FI}	$\overline{\text{RFSH}}$ inactive time			135		165		ns	
t _{CPN}	$\overline{\text{CAS}}$ precharge time			30		40		ns	

READ CYCLE




WRITE CYCLE (EARLY WRITE)




DYNAMIC RAMS


PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE




READ—WRITE/READ—MODIFY—WRITE CYCLE



"RAS—ONLY" REFRESH CYCLE (SEE NOTE 10)



RFSH (PIN 1) REFRESH CYCLE (SEE NOTE 11)



DYNAMIC RAMS

OPERATION

The 16 address bits required to decode 1 of the 65,536 cell locations within the MK4164 are multiplexed onto the 8 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, Row Address Strobe (RAS), latches the 8 row addresses into the chip. The high-to-low transition of the second clock, Column Address Strobe (CAS), subsequently latches the 8 column addresses into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical timing path for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. The "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

The "gated CAS" feature permits CAS to be activated at any time after t_{RAH} and it will have no effect on the worst case data access time (t_{RAC}) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called $t_{RCD}(\text{min})$ and $t_{RCD}(\text{max})$. No data storage or reading errors will result if CAS is applied to the MK4164 at a point in time beyond the $t_{RCD}(\text{max})$ limit. However, access time will then be determined exclusively by the access time from CAS (t_{CAS}) rather than from RAS (t_{RAS}), and RAS access time will be lengthened by the amount that t_{RCD} exceeds the $t_{RCD}(\text{max})$ limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The latter of WRITE or CAS to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS being brought low (active), the D_{IN} is strobed by CAS, and the Input Data set-up and hold times are referenced to CAS. If the input data is not available at CAS time (late write) or if it is desired that the cycle be a read-write or read-modify-write cycle the WRITE signal should be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS.

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which both the RAS and CAS are low (active). Data read from the selected cell is available at the output port within the specified access time. The output data is the same polarity (not inverted) as the input data.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the MK4164 is the high impedance (open-circuit) state; anytime CAS is high (inactive) the D_{OUT} pin will be floating. Once the output data port has gone active, it will remain valid until CAS is taken to the precharge (inactive high) state. Note that CAS can be left active (low) indefinitely. This permits either RAS-only or RFSH refresh cycles to occur without invalidating D_{OUT} .

PAGE MODE OPERATION

The Page Mode feature of the MK4164 allows for successive memory operations at multiple column locations within the same row address. This is done by strobing the row address into the chip and maintaining the RAS signal low (active) throughout all successive memory cycles in which the row address is common. The first access within a page mode operation will be available at t_{RAC} or t_{CAC} time, whichever is the limiting parameter. However, all successive accesses within the page mode operation will be available at t_{CAC} time (referenced to CAS). With the MK4164, this results in as much as a 50% improvement in access times! Effective memory cycle times are also reduced when using page mode.

The page mode boundary of a single MK4164 is limited to the 256 column locations determined by all combinations of the 8 column address bits. Operations within the page boundary need not be sequentially addressed and any combination of read, write, and read-modify-write cycles are permitted within the page mode operation.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2ms interval. Although any normal memory cycle will perform the required refreshing, this function is easily accomplished by using either RAS-only or RFSH type refreshing.

RAS-ONLY REFRESH

The RAS-only refresh cycle supported by the MK4164 requires that a 7 bit refresh address be valid at the

device address inputs when RAS goes low (active). The state of the output data port during a RAS-only refresh is controlled by CAS. If CAS is high (inactive) during the entire time that RAS is asserted, the output will remain in the high impedance state. If CAS is low (active) the entire time that RAS is asserted, the output port will remain in the same state that it was prior to the issuance of the RAS signal. This is useful for single step operation. If CAS makes a low-to-high transition during the RAS-only refresh cycle, the output data buffer will assume the high impedance state.

PIN 1 REFRESH

RFSH type refreshing available on the MK4164 offers an attractive alternate refresh method. When the signal on pin 1, RFSH, is brought low during RAS inactive time (RAS high), an on-chip refresh counter is enabled and an internal refresh operation takes place. When RFSH is brought high (inactive) the internal refresh address counter is automatically incremented in preparation for the next refresh cycle. Data can be held valid from a previous cycle using CAS control during a RFSH type refresh cycle.

The internal refresh counter is a dynamic counter and requires refreshing. The 128 RFSH cycles every 2 milliseconds required to refresh the memory cells is adequate for this purpose. Only RFSH activated cycles affect the internal counter.


The use of RFSH mode for refreshing eliminates the need to generate refresh addresses externally. Furthermore, when using RFSH refreshing, the address drivers, the CAS drivers, and WRITE drivers can be powered down during battery backup standby operation.

HIDDEN REFRESH


Either a RAS-only or RFSH type refresh cycle may take place while maintaining valid output data by extending the CAS active time from a previous memory read cycle.

This feature is referred to as a hidden refresh. (See figures below.)

HIDDEN RAS-ONLY REFRESH CYCLE (SEE NOTE 10)



HIDDEN RFSH REFRESH CYCLE (SEE NOTE 11)



DYNAMIC RAMS

RFSH (PIN 1) TEST CYCLE

A special timing sequence using the PIN 1 counter test cycle provides a convenient method of verifying the functionality of the RFSH activated circuitry.

This special test sequence will be announced at a later date.