

# MSX Computer CX-5M, YIS503F

## SERVICE MANUAL



### ■ CONTENTS

SPECIFICATIONS .....	1	OPERATION OF CARTRIDGE	
MSX DESCRIPTION OF OPERATION .....	3	PROTECTION .....	25
MSX BASIC INTERPRETER'S SLOT		WIRING BLOCK DIAGRAM .....	26
MANAGEMENT MECHANISM .....	7	KEYBOARD MATRIX TABLE	
DISASSEMBLY PROCEDURES .....	10	Power Sub Circuit Board & Diagram	
LSI DATA TABLE .....	11	Key Sub Circuit Board .....	27
IC BLOCK DIAGRAM .....	17	Overall Circuit Diagram .....	28
RGB Circuit Diagram .....	18	CPU Circuit Board .....	31
ENCODER & CLOCK CARD		BLOCK DIAGRAM	
Circuit Diagram .....	20	KEYBOARD .....	32
Power Supply Circuit Diagram .....	22	PARTS LIST	

008041

SINCE 1887



**YAMAHA**

NIPPON GAKKI CO., LTD. HAMAMATSU, JAPAN

1.5K-794 © Printed in Japan '84.10

*Scanned and converted to PDF by HansO, 2002  
Original supplied by Jetze Mellema*

## YAMAHA MSX COMPUTER ACCORDING TO AREA

There are 7 different model of the YAMAHA MSX computer according to area. This manual refer to the computer as only the CX5M, referring to all models. Where reference to a particular model is called for, the specific model number pertaining to the area in question will be used. The different model numbers, and the area to which they pertain, are as follows:

CX5ME	United Kingdom	(PAL-I)
CX5MA	Australia and New Zealand	(PAL-B)
CX5MG	West Germany and European Countries	(SECAM)
CX5MS	Scandinavian Countries	(SECAM)
CX5MF	France	(RGB output)
YIS-503F	France	(RGB output)
YIS-503FB	Belgium	(PAL-G)

UNIT	MODEL	CX5ME	CX5MA	CX5MG	CX5MS	CX5MF	YIS-503F	YIS-503FB
KEYBOARD UNIT		PB55070					PB55079	
KEY SUB BOARD		NA55171						
CPU BOARD		NA55169			NA55170		NA55169	
CLOCK CARD		NA55174			NA55170		NA55174	
ENCODER BOARD		PB55077	PB55076	PB55078		NA55176		PB55075
POWER SUPPLY UNIT		NP55140	NP55150	NP55180	NP55130	NP55170		
ACCESSORIES								
CASSETTE CABLE		Mi55117		* Mi55116		Mi55117		
RF CABLE		RCA Type Aerial Type		* RCA Type	RCA Type			RCA Type Aerial Type
RGB CABLE						Mi55115		

\* marked : with Core

### • SPECIFICATIONS

#### CPU

CPU	: Z80A compatible
Clock	: 3.579545 MHz
Wait	: 1 wait in M1 cycle
Interrupt	: INT external and VDP. NMI interrupt non used. (In MSX-BASIC interpreter 50Hz signal from VDP is used for the interrupt.) (MODE 1)
Reset	: Power on reset

#### MEMORY

Main memory	: 32 KB (MB81416-12X4)
Video RAM	: 16KB ( $\mu$ PD416C-3X8)
ROM	: 32KB (MSX-BASIC international version)

#### CRT DISPLAY

Video Display	
Processor (VDP)	: TMS9929A
Fonts	: Alpha-numeric, graphic patterns other patterns in 8 X 8 dots
Color	: 16 colors
Display capability:	When power is turned on, 37 characters per line X 24 lines Possible upto 40 characters per line by software control
Resolution	: 256 dots x 192 lines (non-interlace)

#### I/O INTERFACE

Keyboard	: Stroke type step sculpture Alpha numeric characters, special characters and Alpha numeric characters . . . . . 48 Control and special effect keys . 16 Cursor movement keys . . . . . 4
----------	--

Function keys (programmable) . . . 5  
 CAPS lock keys with LED indication

Audio Cassette Interface : 8 pin DIN connector  
 Baud rate 1200/2400 BPS switchable  
 be software  
 FSK standard  
 With remote control (Cassette motor  
 ON/OFF)

Printer Interface : 8 bit parallel centronics standard  
 TTL level signal  
 14 pin connector

Universal I/O Interface  
 (JOYSTIC etc.) : 2 ports  
 9 pin type D connector (male) X 2  
 TTL level

Audio/Video Output : [CX-5ME, A, G, S, YIS-503FB]  
 1) MONITOR output  
 PAL composite video output 75Ω  
 2) SOUND output  
 8 octaves/3 tones + noise  
 SSG is YM-2149  
 Beep Sound (PPI: μPD8255C-5)  
 3) RF output  
 G-PAL (UHF, 36ch) . . . CX5MG,  
 CX5MS,  
 YIS-503FB  
 B-PAL (VHF, 3ch, 4ch).CX5MA  
 I-PAL (UHF, 36ch) . . . CX5ME  
 : [CX5MF, YIS-503F]  
 1) MONITOR output  
 RGB output  
 8 pin DIN connector

Upper Slot (SLOT #1) : 50 pins MSX standard female connector

Rear Slot (SLOT #2) : 50 pins card edge connector  
 Side Slot (SLOT #3) : 60 pins card edge connector

**POWER SUPPLY UNIT CAPACITY**

+5V ± 5% 1.9A  
 Slots . . . . . 300mA X 2  
 Universal I/O ports . . . . . 50mA X 2  
 A/V output . . . . . 50mA  
 +12V ± 10% 0.5A (max)  
 -12V ±10% 0.16A (max)

**GENERAL SPECIFICATIONS**

Power supply: [CX5MF, G, S, YIS503F, FB]  
 AC220V ± 10%  
 [CX5ME, A]  
 AC240V ± 10%

Power input: 30 watts maximum  
 Measurement: 423(W) x 208(D) x 68(H) mm (CPU)  
 245(W) x 100(D) x 68(H) mm (Power  
 Supply Unit)  
 Weight: 2.8 kg (CPU)  
 1.0 kg (Power Supply Unit)

**ACCESSORIES**

Cassette interface cable:  
 CPU side . . . DIN 8 pin plug  
 Cassette recorder side:  
 Earphone plug (White) . . . . . Mini plug (3.5φ)  
 Mic plug (Red) . . . . . Mini plug (3.5φ)  
 Rem-Control plug (Black). . . Mini plug (3.5φ)  
 Length: 1 m  
 RF cable: Length . . . . . 2 m (CX5ME, A, S,  
 YIS503FB)  
 Length . . . . . 0.98 m (CX5MG)  
 RGB cable: Length . . . . . 1.5 m (CX5MF)

• **DISPLAY MODE**

MODE		Resolution	Size	Number	Specified Color	Sprite	Characters
Graphic I (Screen 1)	MAX	256 X 192	8 X 8	256	16 colors	Possibility	32 X 24
	NORMAL	240 X 192					29 X 24
Graphic II (Screen 2)	MAX	256 X 192	8 X 8	768	16 colors	Possibility	32 X 24
	NORMAL	240 X 192					29 X 24
Multi Color (Screen 3)	MAX	64 X 40blk	4 X 4 per 1block	-	16 colors	Possibility	8 X 6
	NORMAL	60 X 40blk					
TEXT (Screen 0)	MAX	256 X 192	8 X 6	256	2 out of 16 colors	Impossibility	40 X 29
	NORMAL	240 X 192					39 X 24 37 X 24**


\*\*USE VDP (TMS9929A)

• MSX DESCRIPTION OF OPERATION

**CPU (Z80A)**

A 3.579545 MHz system clock is fed to the CPU from clock card. Thus one machine cycle is approximately 279 ns. Address bus (16 bits), data bus (8 bits), control bus (6 bits) and other control lines are connected to peripheral devices and units.


The one machine cycle WAIT is inserted per each M1 cycle (instruction fetch cycle). WAIT can be inserted through slots 1 ~ 3 are logically ORed and led to INT line. 50 Hz interrupt signal in output from VDP to initiate each 1/50 second for the screen control or keyboard scan.



**MMC (YM-5214)**

It is a dedicated LSI for MSX and developed by YAMAHA. Based on the MSX specifications it handles the memory bank select, standard I/O control, various access timing generation for ROM and RAM or M1 WAIT instruction generation.

**MMC BLOCK DIAGRAM**



YM5214 BLOCK DIAGRAM



**VDP (TMS9929A)**

50 Hz interrupt signal in output from VDP.

It supports 16Kbytes of V-RAM. It produces a PAL video signal for TV display according to the CPU instructions.

**SSG (YM-2149)**

It is compatible to General Instrument's PSG (AY3-8910) and enhanced.

Designed and developed by YAMAHA.

It produces by program 3 notes and a noise and provided with two 8 bits universal I/O ports for joystick and other peripherals.

**PPI (μPD8255AC-5)**

Three 8 bits universal I/O ports A, B and C are provided.

Each port may be controlled by software and the following functions are assigned as a specification.

Port A: Memory bank signal output.

Port B: Keyboard scan signal input

Port C: Keyboard strobe signal output, CAPS lock LED switch, cassette data recorder control, etc.

- **Memory map and slot**

Memory Map and Slot

ROM: 32K bytes MSX BASIC ROM on slot 0, address 0000H ~ 7FFFH.

RAM: DRAM of 16K bytes X 2 (total of 32K bytes) on slot 0, address 8000H ~ FFFFH.

	Slot 0	Slot 1	Slot 2	Slot 3
FFFFH	RAM 16Kb			
C000H	RAM 16Kb			
8000H	MSX BASIC			
4000H	ROM 32Kb			
0000H				

(Memory Map)

VRAM: 16 Kbytes V-RAM are separated from the system bus and is supported by VDP.

**SLOT SELECT SIGNAL OF PPI PORT A**

PPI PORT A			PPI-A8H-PORT	
			PORT A	
CS0	L	Specified bit to select 0000H ~ 3FFFH area from which SLOT	LSB	O
	H		bit 1	O
CS1	L	Specified bit to select 4000H ~ 7FFFH area from which SLOT	bit 2	O
	H		bit 3	O
CS2	L	Specified bit to select 8000H ~ BFFFH area from which SLOT	bit 4	O
	H		bit 5	O
CS3	L	Specified bit to select C000H ~ FFFFH area from which SLOT	bit 6	O
	H		MSB	O

MSX BASIC MODE

**SLOT SPECIFICATION BY EACH CSX L, H (X = 0, 1, 2, 3)**

L/H	0/0	1/0	0/1	1/1
Slot	ROM, RAM	Slot 1	Slot 2	Slot 3

• I/O port address map

According to the MSX specifications, the 256 byte Z-80A I/O port area from 00H to FFH is reserved for the standard MSX system devices as follows:

FFH					
F0H					
E8H					
D8H					
D0H					
C0H					
B0H					
A8H	PPI	ABH	W	Mode set	μPD8255A
A0H	SSG	AAH	W	Port C data write	
98H	VDP		R	Port C data read	
90H	* Printer	A9H	W	Port B data write	
88H			R	Port B data read	Mode 0 set during MSX BASIC operations
80H	* RS232C	A8H	W	Port A data write	
00H			R	Port A data read	
		A2H	R	Data read	SSG YM2149
		A1H	W	Data write	
		A0H	W	Address latch	
		99H	W	Command address set	TMS 9929A
			R	Status read	
		98H	W	V-RAM data write	TMS 9918A
			R	V-RAM data read	
		91H	W	Print data	TTL LS374
		90H	W	Strobe output (bit 0)	
			R	Status input (bit 1)	

\* Addresses reserved for optional I/O ports.

**PPI input/output port**

When MSX-BASIC is operating, the mode is set to MODE 0 (PA0 ~ PA7, PB0 ~ PB7 and PC0 ~ PC7 can be controlled as 8-bit port independently.) and each port controls the following input/output.

PA0 ~ PA7: Output port to MMC, sends out data to produce slot select signal.

PB0 ~ PB7: Input port of keyboard scanning data.

PC0 ~ PC3: Sends scanning signal to keyboard through LS145.

PC4: (Motor ON/OFF control data recorder (cassette) Turns relay ON at "L".

PC5: Output FSK specification data to data recorder (cassette).

PC6: LED lights at CAPS lock LED "L".

PC7: Emits beeping sound through 1 bit output.

**SSG input/output port**

This LSI produces the programmable triple chord scale as well as noise, and at the same time, controls the next input/output unit by means of the two input/output port.

CHA ~ CHC : Triple chord output terminal and noise output terminal.

IOA0 ~ IOA5: Input port of general purpose input/output port (JOYSTICK 1, 2) scanning data.

IOA6: LED lights at CODE lock LED "L"

IOA7: Input port for data from data recorder (cassette).

IOB0 ~ IOB6: General purpose input/output port (JOYSTICK 1, 2) select and strobe & scanning.

IOB0 ~ IOB3: Port scanning data output

IOB4: JOY 1 strobe signal output

IOB5: JOY 2 strobe signal output

IOB6: JOY 1, 2 select signal

IOB "L" . . . . . JOY 1 select

IOB "H" . . . . . JOY 2 select

IOB7: Non-Used

The specified functions of PPI and SSG input/output ports as described above are all set by the inner monitor when power ON reset and MSX-BASIC in operation (without anything inserted in the slot).

SLOTS #1 and #2 PIN ASSIGNMENT

Pin No.	Pin Name	I/O	Description
1	CS1	O	Select Signal for ROM 4000H-7FFFH
2	CS2	O	Select Signal for ROM 8000H-BFFFH
3	CS1, 2	O	Select Signal for ROM 4000H-BFFFH
4	SLTSL	O	Slot Select Signal
5	N/C	—	Inhibited to use
6	RFSH	O	Dinamic RAM refresh signal
7	EXT WAIT	I	WAIT request, open collector signal
8	EXT INT	I	Maskable interrupt request, open collector signal
9	M1	O	M1 signal from CPU
10	BUSDIR	I	Direction Control for external Bus Buffer
11	IORQ	O	I/O request from CPU
12	MERQ	O	Internal memory request from CPU
13	WR	O	Write request from CPU
14	RD	O	Road request from CPU
15	RES	O	System Preset signal
16	N/C	—	Inhibited to use
17	A9	O	Address Bus signal
18	A15	O	
19	A11	O	
20	A10	O	
21	A7	O	
22	A6	O	
23	A12	O	
24	A8	O	
25	A14	O	
26	A13	O	
27	A1	O	
28	A0	O	
29	A3	O	
30	A2	O	
31	A5	O	
32	A4	O	
33	D1	I/O	Data Bus signal
34	D0	I/O	
35	D3	I/O	
36	D2	I/O	
37	D5	I/O	
38	D4	I/O	
39	D7	I/O	
40	D6	I/O	
41	GND	—	Ground
42	CLOCK	O	System Clock 3.579545MHz
43	GND	—	Ground
44	SW13	—	System protection
45	+5	—	Power Supply +5V
46	SW2	—	System protection (Note: SW1 and SW2 is in connection when Cartridge is inserted.)
47	+5	—	Power Supply +5V
48	+12	—	Power Supply +12V
49	SOUND IN	I	Sound input line (−5dbm) mixed with PSG sound and output
50	−12	—	Power Supply −12V

SLOT #3 PIN ASSIGNMENT

Pin No.	Pin Name	I/O	Description
1	SOUND OUT	O	Mixing Sound out of SSG, PP1
2	GND	—	Ground
3	GND	—	Ground
4	PHASE CONTROL	I	Control signal Input for superimpose
5	Y	O	Brightness signal from TMS-9928A
6	B-Y	O	Color difference signal from TMS-9928A
7	C-VIDEO	O	Color difference signal from TMS-9928A
8	R-Y	O	Color difference signal fro TMS-9928A
9	EXT CLOCK	I	External clock input for superimpose
10	CLOCK INT/EX	I	Clock selector for superimpose
11~60			Exactly same as regular slot

Note) Side slot dedicated pins are only applicable to the model equipped with the TMS 9929A VDP. But non used

●MSX BASIC interpreter's slot management mechanism

Memory structure of MSX

	#0 (SLOT 0)				#1 (UPPER SLOT)				#2 (REAR SLOT)				#3 (SIDE SLOT)				
	Primary		expanded		Primary		expanded		Primary		expanded		Primary		expanded		
0FFFFH																	
0C000H																	
0BFFFFH																	
8000H																	
7FFFFH																	
4000H	B A S I C																
3FFFFH																	
0000H																	

Total : 1024K bytes (16X64K bytes)

**Terminology:** Primary slot . . . . . Slot which is enabled by slot select register within 8255 PPI.  
 Secondary slot . . . . . Slot which is enabled by expansion slot register placed at 0FFFFH.  
 Page . . . . . Block of memory (maximum 16K) in each slot.  
 A slot is divided into 4 pages.  
 (0000H to 3FFFFH, 4000H to 7FFFFH, 8000H to 0BFFFFH, 0C000H to 0FFFFH)

1. Minimum configuration

- a) Microsoft MSX BASIC interpreter at slot #0 from 0000H to 7FFFFH.
- b) Minimum of 8K RAM from 0E000H to 0FFFFH in any slot (including the secondary slot).

2. RAM search procedure

MSX BASIC first searches for available RAM from 0BFFFFH down to 8000H (including the ones in secondary slots), then enables the page containing the largest RAM. If there are more than one such pages, selects the leftmost page in the figure above. MSX BASIC next searches for available RAM from 0FFFFH down to 0C000H, and does the same thing described above. Finally, MSX BASIC searches for continuous RAM block from 0FFFFH down to 8000H and sets the system variable "BOTTOM".

3. PROGRAM CARTRIDGE search procedure

MSX BASIC scans all slots (including secondary slots) from 4000H to 0BFFFFH for a valid ID at the beginning of each page, collects information, and passes control to each page. The scan order is from left to right in the figure above. The format of ID and others are as follows.

● Offset from top

+0000H	
+0002H	ID
+0004H	INIT
+0006H	STATEMENT
+0008H	DEVICE
+000AH	TEXT
+0010H	reserved

- **ID** is a 2 byte code used to distinguish ROM cartridges from empty pages. "AB" (41H, 42H) is used for this purpose.
- **INIT** holds an address of the initialization procedure specific to this cartridge. 0 when no such procedure is necessary. Programs that need to work co-operatively with BASIC interpreter should return control to it by Z80's "RET" instruction (all registers except [SP] can be destroyed). Other programs (such as game programs) need not to do so, however.
- **STATEMENT** holds an address of the expanded statement handler if such is contained in this cartridge. 0 when no such handler is inside. When BASIC encounters a 'CALL' statement, it calls this address with the statement name in the system area. Following are the notes to be remembered. (In the notes below, [HL] register pair is called a 'text pointer')
  - 1) The cartridge must be placed at 4000H ~ 7FFFH.
  - 2) Syntax for expanded statement is,  
CALL <statement name> [ (<arg> [ , <arg> ] . . ) ]  
Key word "CALL" can be substituted with an under score character, " \_ ".
  - 3) Statement name is stroed in the system area terminated by 0. The buffer for statement name is of fixed length (16 bytes) so statement name cannot be longer than 15 characters.
  - 4) If the handler for that statement is not inside the cartridge, return with carry flag set. Text pointer must be returned unchanged.
  - 5) If the handler for that statement is inside the cartridge, the cartridge should do the function, update text pointer to the end of the statement (usually, pointing to 0 which indicates the end of line, or " : " which indicates the end of statement), and return with carry flat reset (registers except [SP] can be destroyed). At the entry to the expanded statement handler, text pointer is set up to point to the first non-blank character after the statement name.
- **DEVICE** holds an address of the expanded device handler if such is contained in this cartridge. 0 when no such handler is inside. BASIC calls this address with the device name in the system area. Following are notes to be remembered.
  - 1) The cartridge must be placed at 4000H ~ 7FFFH.
  - 2) Device name is stored in the system area terminated by 0. The buffer for statement name is of fixed length (16b bytes) so device name cannot be longer than 15 characters.
  - 3) A cartridge (16K) can have up to 4 logical devices.
  - 4) When BASIC encounters a device name which is not known to itself, it calls DEVICE entry with 0FFH is [Acc]. If the handler for that device is not inside the cartridge, carry should be returned set. If it's inside, device ID (from 0 to 3) should be returned in [Acc], and carry reset. All registers can be destroyed.
  - 5) Real I/O operations take place when a DEVICE entry is entered with one of the following values in [Acc].
 

0	Open
2	Close
4	Random I/O
6	Sequential output
8	Sequential input
10	LOC function
12	LOF function
14	EOF function
16	FPOS function
18	Back up a character

Device ID is passed in the system variable "DEVICE".

- **TEXT** holds the beginning address of BASIC. text contained in the cartridge. 0 when no such text is inside. BASIC regards this as the beginning address of BASIC text, sets pointer there, and begins execution of the program. Following are the notes to be remembered.


- 1) When there are more than one such slots, only the leftmost one (in the figure of Memory structure of MSX above) is enabled and executed.
- 2) The cartridge must be placed at 8000H ~ 0BFFFH, thus the maximum length of BASIC text cannot exceed 16 Kbytes.
- 3) Even if there is a RAM block equipped at 8000H ~ 0BFFFH, it can never be used.
- 4) The address pointed to by the TEXT entry must contain a zero.
- 5) The line numbers (for statements which reference line numbers, such as GOTO, GOSUB, etc.) had better be translated to pointers in advance because they are never converted to pointers when executed. The can be line numbers however, but the execution would become slower then.

NOTE: INIT, STATEMENT, DEVICE and TEST are placed low order byte first.

## DISASSEMBLY PROCEDURES


### ● Case removal

- 1) Remove three screws 1 in the bottom case.
- 2) Lift the front end of the keyboard case and remove it.
- 3) Remove five screws 2 in the bottom case and lift the case.
- 4) Disconnect the keyboard cable to the CPU boards by pulling it slowly.




### ● CPU board removal

- 1) Remove seven screws, move the shield plate to the right a little and lift it up.
- 2) Remove three connectors of the CPU board.
- 3) Remove the side slot connector cover shield plate.
- 4) Remove three screws, lift the slotted side and pull to the left. Then remove the JOYSTICK connector from the bottom case and remove the CPU boards by lifting it up.



### ● Power Sub board and lower shield plate removal

- 1) Remove two screws and remove the power sub board and power switch.
- 2) Remove one screw, move the lower shield plate to the left and remove it by lifting it up.



• LSI DATA TABLE

CPU (Z80A)

Pin No.	Pin Name	I/O	Active	Function
1 ~ 5	A11, 12, 13, 14, 15	O		Address bus
6	$\phi$	I		3.579545 MHz clock input
7 ~ 10	CD4, 3, 5, 6	I/O		Data bus
11	VDD	I		Voltage Supply +5V
12 ~ 15	CD2, 7, 0, 1	I/O		Data bus
16	$\overline{\text{INT}}$	I	L	Mask-able interrupt input pin: Mode 1 is used for interrupt which is input by taking the logic OR of the VDP interrupt output (every 1/60s.) and the cartridge interrupt input ( $\overline{\text{EXT INT}}$ ) (when using MSX-BASIC)
17	$\overline{\text{NMI}}$			Non-connect
18	$\overline{\text{HALT}}$			Non-connect
19	$\overline{\text{MREQ}}$	O	L	Active when the effective address for memory access is on the address bus.
20	$\overline{\text{IORQ}}$	O	L	Active when the effective address for the input/output port access is on the address bus (also active when in INT or ACK cycle)
21	$\overline{\text{RD}}$	O	L	Active during the period when the CPU can receive data from the memory and input/output port.
22	$\overline{\text{WR}}$	O	L	Active when the CPU sends data to be stored in the memory and input/output port to the data bus.
23	$\overline{\text{BUSAK}}$			Non-connect
24	$\overline{\text{WAIT}}$	I	L	CPU remains in the wait state as long as this signal is active "L". (No refresh signal is generated when in the WAIT state.)
25	$\overline{\text{BUSRO}}$			Non-connect
26	$\overline{\text{RESET}}$	I	L	The program counter becomes "0" at the $\overline{\text{RESET}}$ input and the CPU is initialized.
27	$\overline{\text{M1}}$	O	L	One "L" pulse is output at each instruction fetch cycle (also active when in the INT or ACK cycle)
28	$\overline{\text{RFSH}}$	O	L	Active when the low order 7 bit refresh address for D-RAM is on the address bus
29	Vss	I		Ground
30 ~ 40	A0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10	O		Address bus



MEMORY CONTROLLER (YM-5214)


Pin No.	Pin Name	I/O	Active	Function
1	Vss	I		Ground
2	$\overline{RD}$	I	L	CPU (Z80A) $\overline{RD}$ signal input
3	$\overline{IORQ}$	I	L	CPU (Z80A) $\overline{IORQ}$ signal input
4	$\overline{M1}$	I	L	CPU (Z80A) $\overline{M1}$ signal input
5 ~ 9	AD7, 6, 5, 4, 3	I		CPU (Z80A) address 7 ~ 3 signal input
10	VDD			Voltage Supply +5V
11	$\overline{PRT}$	O	L	Printer interface port select
12	$\overline{VDP}$	O	L	VDP port select
13	SSG	O	H	SSG port select
14	$\overline{PPI}$	O	L	PPI port select
15	$\overline{WAIT}$	O	L	1 WAIT signal generated in M1 cycle
16	$\overline{WE}$	O	L	D-RAM $\overline{WE}$ signal
17	$\overline{RAS}$	O	L	D-RAM $\overline{RAS}$ signal, RAS only refresh function by Z80A provided
18	MPX	O	H	D-RAM address multiplex signal
19	$\overline{CAS2}$	O	L	D-RAM (SLOT# 0,8000H-BFFFH) $\overline{CAS}$ signal
20	$\overline{CAS3}$	O	L	D-RAM (SLOT # 0,C000H-FFFFH) $\overline{CAS}$ signal
21	$\overline{ROMCS}$	O	L	MSX-BASIC ROM select signal
22	$\overline{CS1}$	O	L	ROM 4000H-7FFFH select signal
23	$\overline{CS2}$	O	L	ROM 8000H-BFFFH select signal
24	$\overline{RESET}$	I	L	SYSTEM RESET signal input
25	$\overline{SLT3}$	O	L	SLOT #3 select signal
26	$\overline{SLT2}$	O	L	SLOT #2 select signal
27	$\overline{SLT1}$	O	L	SLOT #1 select signal
28	CS3H	I		Slot select register (PPI PORT-A) signal
29	CS3L	I		Slot select register (PPI PORT-A) signal
30	CS2H	I		Slot select register (PPI PORT-A) signal
31	CS2L	I		Slot select register (PPI PORT-A) signal
32	CS1H	I		Slot select register (PPI PORT-A) signal
33	CS1L	I		Slot select register (PPI PORT-A) signal
34	CS0H	I		Slot select register (PPI PORT-A) signal
35	CS0L	I		Slot select register (PPI PORT-A) signal
36, 37	A15, A14	I		CPU (Z80A) ADDRESS 15, 14 signal input
38	$\overline{MREQ}$	I	L	CPU (Z80A) $\overline{MREQ}$ signal input
39	$\overline{RFSH}$	I	L	CPU (Z80A) $\overline{RFSH}$ signal input
40	$\phi$	I		CPU (Z80A) CLOCK signal input

VDP Video Display Processor (TMS9929A/TMS9918A)

Pin No.	Pin Name	I/O	Active	Function
1	$\overline{\text{RAS}}$	O	L	Low address strobe
2	$\overline{\text{CAS}}$	O		VRAM column address strobe
3 ~ 10	AD7, 6, 5, 4, 3, 2, 1, 0 (MSB)	O		VRAM address and data bus (VRAM low and column address and data multiplexed and output) (AD0 is the most significant bit)
11	$\overline{\text{R/W}}$	O	H=read	VRAM write strobe
12	V <sub>ss</sub>	I		Ground
13	MODE	I		CPU interface mode select
14	$\overline{\text{CSW}}$	I	L	Write strobe
15	$\overline{\text{CSR}}$	I	L	Read strobe
16	INT	O		Interrupt signal to CPU
17 ~ 24	CD7, 6, 5, 4, 3, 2, 1, 0 (MSB)	I/O		CPU data bus (CDO is the most significant bit)
25 ~ 32	RD7, 6, 5, 4, 3, 2, 1, 0 (MSB)	I		VRAM read data bus (RDO is the most significant bit)
33	V <sub>DD</sub>	I		Voltage Supply +5V
34	$\overline{\text{RESET/SYNC}}$	I		3-level input pin (less than 0.6V: RESET active → VDP initialized, over 10V: SYNC active → VDP synchronized externally)
35	B-Y/EXTVID	O		B-Y color signal out/external video signal input
36	Y/COMVID	O		Y signal out (brightness and synchronous composite video signal)
37	GROMCLK	O		Output of quartz oscillator (or external clock) signal frequency divided by 24 (ordinarily not used)
38	R-Y/CLOCK	O		R-Y color signal out/clock $\phi$ output
39	XTAL2	I		Quartz oscillator connecting terminal
40	XTAL1	I		(10.73864MHz) (When driving external clock, drive both inputs)

● 74LS145 (iG12410)

0, C.BCD to DECIMAL  
Decoder/Driver



Truth Table

No.	INPUTS				OUTPUTS										
	D	C	B	A	0	1	2	3	4	5	6	7	8	9	
0	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H
1	L	L	L	H	H	L	H	H	H	H	H	H	H	H	H
2	L	L	H	L	H	H	L	H	H	H	H	H	H	H	H
3	L	L	H	H	H	H	L	H	H	H	H	H	H	H	H
4	L	H	L	L	H	H	H	L	H	H	H	H	H	H	H
5	L	H	L	H	H	H	H	H	L	H	H	H	H	H	H
6	L	H	H	L	H	H	H	H	H	L	H	H	H	H	H
7	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H
8	H	L	L	L	H	H	H	H	H	H	H	L	H	H	H
9	H	L	L	H	H	H	H	H	H	H	H	H	L	H	H
INVALID	H	L	H	L	H	H	H	H	H	H	H	H	H	H	H
	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	L	H	H	H	H	H	H	H	H	H	H	H
	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H

**SSG Sound Generator (YM-2149)**

Pin No.	Pin Names	I/O	Active	Function
1	V <sub>SS</sub>			Ground
2	NC			Non-connect
3, 4	ANALOG CHANNEL B, A	O		Output of D/A converter
5	NC			Non-connect
6 ~ 13	IOB7, 6, 5, 4, 3, 2, 1, 0	I/O		Parallel data 8 bit port input/output
14 ~ 21	IOA7, 6, 5, 4, 3, 2, 1, 0	I/O		Parallel data 8 bit port input/output
22	CLOCK	I		Supplies reference time for tone, noise and envelope generator
23	RESET	I		RESET input
24	A9	I		Fixed to "L"
25	A8	I		Fixed to "H"
26	SEL			Selection of CLOCK frequency
27	BDIR	I		Internal operation control command
28, 29	BC2, BC1	I		signal
30 ~ 37	DA7, 6, 5, 4, 3, 2, 1, 0	I/O		Data input/output
38	ANALOG CHANNEL C	O		Output of D/A converter
39	TEST1			Test pin
40	V <sub>DD</sub>			Voltage Supply +5V

**PPI (μPD8255A)**

Pin No.	Pin Name	I/O	Active	Function
1 ~ 4	PA3, 2, 1, 0			Port A (BIT)
5	RD	I		Read input
6	CS			Chip select
7	GND			Ground
8, 9	A1, A0			Internal register select signal input
10 ~ 17	PC7, 6, 5, 4, 0, 1, 2, 3			Port C (BIT)
18 ~ 25	PB0, 1, 2, 3, 4, 5, 6, 7			Port B (BIT)
26	V <sub>DD</sub>			Power Supply +5V
27 ~ 34	D7, 6, 5, 4, 3, 2, 1, 0			Data bus
35	RESET			RESET input
36	WR			Write input
37 ~ 40	PA7, 6, 5, 4			Port A (BIT)

**RAM (MB81416-12)**

Pin No.	Pin Name	I/O	Active	Function
1	$\overline{OE}$	I		Output enable
2, 3	DQ1, DQ2	I/O		Data output
4	$\overline{WE}$	I		Write enable, write mode at active "L"
5	$\overline{RAS}$	I		Lower address strobe
6 ~ 8	A6, 5, 4	I		Address input
9	V <sub>DD</sub>			Voltage Supply +5V
10 ~ 14	A7, 3, 2, 1, 0	I		Address input
15	DQ3	I/O		Data output
16	$\overline{CAS}$	I		Column address strobe
17	DQ4	I/O		Data output
18	V <sub>SS</sub>			Ground

Note) MB81416 is an N channel MOS RAM consisting of 16384 word x 4 bit.  $\overline{RAS}$  only refresh type, write cycle (early write) type.;


**V-RAM (MB8116) ( $\mu$ PD416C)**

Pin No.	Pin Name	I/O	Active	Function
1	V <sub>BB</sub>			-5V
2	DIN	I		Data input
3	$\overline{WE}$	I	L	Write enable, write mode to D-RAM at active "L"
4	$\overline{RAS}$	I	L	Lower address strobe
5 ~ 7	A0, 2, 1	I		Address bus
8	V <sub>DD</sub>			+12V
9	V <sub>CC</sub>			+5V
10 ~ 13	A5, 4, 3, 6	I		Address bus
14	DOUT	O		Data output
15	$\overline{CAS}$	I	L	Column address strobe
16	V <sub>SS</sub>			Ground

Note) MB8116 is an M-OS-N channel RAM consisting of 16384 word x 1bit Output is three state.  $\overline{RAS}$  only refresh type, write cycle (early write) type. V<sub>DD</sub>: +12V, V<sub>CC</sub>: +5V, V<sub>BB</sub>: -5V

**● 74LS157 (iG059650)**


2 to 1 Data Selectors




Truth Table

INPUTS		OUTPUT
Select	Strobe G	Y
X	H	L
L	L	A
H	L	B


Z-80A




TMS9929A/TMS9918A




YM-5214




μPD8255A




YM2149



MB81416-12




MB8116




## IC BLOCK DIAGRAM


● 74LS08 (iG043750)  
Quad 2Input AND




● 74LS14 (iG049650)  
Hex Schmitt  
Trigger Inverters




● 74LS32 (iG049850)  
Quad 2Input  
O.C. NOR Buffer




● 74LS74 (iG044050)  
Dual D-FFs  
with preset and clear




● 74LS244 (iG060050)  
Octal 3 State Bus Buffers




● 74LS374  
Octal 3 State D FFs




● 74LS09 (iG122500)  
Quad 2 Input O.C. AND





● 74LS125 (iG059550)  
Quad 3 State Bus Buffers





● 74LS367 (iG071600)  
Hex 3 State Bus Buffers




● RGB Circuit Diagram (NA551760)













● ENCODER Circuit Diagram (G-PAL) PB55075




Notes) PB55077 (I-PAL) E Only  
PB55076 (B-PAL) A









● Power Supply Circuit Diagram (NP55130)




● Power Supply Circuit Board



● Power Supply Circuit Diagram (NP55180)




● Power Supply Circuit Board




## ■ OPERATION OF CARTRIDGE PROTECTION

The power supply circuit of this unit is the self RC circuit type and specified secondary voltage is given by the feedback of PC-1 as shown to the figure. In the cartridge protector circuit, SW1 is shorted when the ROM cartridge is not inserted in the upper slot. For this reason, Q3 is non operating. When the cartridge is inserted, SW1 become open, Q3 is ON. In the result, the voltage supply stops. After that, when the cartridge is fully put in, Q3 becomes OFF and power is supplied because pin 44 (SW21) and pin 46 (SW11) are shorted.



## ■ WIRING BLOCK DIAGRAM



### ENCODER BOARD ↔ CLOCK CARD

CN1	
1	GND
2	AUDIO IN
3	B - Y
4	R - Y
5	GND
6	+5V
7	Y
8	GND
9	

CN1	
1	GND
2	SOUND
3	B - Y
4	R - Y
5	GND
6	+5V
7	Y
8	GND
9	+12V

### KEY SUB BOARD ↔ KEYBOARD UNIT

CN9	
12	Y3
11	Y2
10	Y1
9	Y0
8	X7
77	X6
6	X5
5	X4
4	X3
3	X2
2	X1
1	X0
0	GND

CN13	
14	POWER
13	+5
12	X4
11	X6
10	X1
9	X2
8	X3
7	X5
6	X7
5	X0
4	CODE
3	+5
2	CAPS
1	+5

### POWER SUB BOARD ↔ CPU BOARD

CN2	
1	-12
2	+12
3	+12
4	GND
5	GND
6	GND
7	+5
8	+5

CN2	
1	-12
2	+12
3	+12
4	GND
5	GND
6	GND
7	+5
8	+5


CN10	
12	+5
11	+5
10	+5
9	POWER
8	CODE
7	CAPS
6	Y9
5	Y8
4	Y7
3	Y6
2	Y5
1	Y4
0	GND


CN14	
23	Y5
22	Y7
21	Y0
20	Y1
19	Y4
18	Y3
17	Y8
16	Y2
15	Y6







Overall Circuit Diagram









■ CPU Circuit Board







■ BLOCK DIAGRAM



■ KEYBOARD

